

# Dual, Precision JFET High Speed Operational Amplifier

**OP-249** 

#### **FEATURES**

Fast Slew Rate	22V/us Typ
Settling Time (0.01%)	
Offset Voltage	
High Open-Loop Gain	
Low Total Harmonic Distortion	
• Improved Replacement for AD712, LT1	
TL072, and MC34082	•
Available in Die Form	

#### **APPLICATIONS**

- Output Amplifier for Fast D/As
- Signal Processing
- Instrumentation Amplifiers
- Fast Sample/Holds
- Active Filters
- Low Distortion Audio Amplifiers
- Input Buffer for A/D Converters
- Servo Controllers

#### **GENERAL DESCRIPTION**


The OP-249 is a high-speed, precision dual JFET op amp, similar to the popular single op amp, the OP-42. The OP-249 outperforms available dual amplifiers by providing superior speed with excellent DC performance. Ultra-high open-loop gain (1kV/mV minimum), low offset voltage, and superb gain linearity, makes the OP-249 the industry's first true precision, dual high-speed amplifier.


With a slew rate of  $22V/\mu s$  typical, and a fast settling time of less than 1.2 $\mu s$  maximum to 0.01%, the OP-249 is an ideal choice for high-speed bipolar D/A and A/D converter applications. The excellent DC performance of the OP-249 allows the full accuracy of high-resolution CMOS D/As to be realized.

Symmetrical slew rate, even when driving large loads, such as  $600\Omega$ , or 200pF of capacitance, and ultra-low distortion, make the OP-249 ideal for professional audio applications, active filters, high-speed integrators, servo systems, and buffer amplifiers.


The OP-249 provides significant performance upgrades to the TL072, AD712, OP-215, MC34082 and the LT1057.


#### PIN CONNECTIONS











EXCELLENT OUTPUT DRIVE  $\mathbf{R}_{\text{r}} = \mathbf{600}\Omega$ 

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703 Twx: 710/394-6577
Telex: 924491 Cable: ANALOG NORWOODMASS

### ORDERING INFORMATION †

		PACKAGE		OPERATING
TO-99	CERDIP 8-PIN	PLASTIC 8-PIN	LCC 20-CONTACT	TEMPERATURE RANGE
OP249AJ*	OP249AZ*	-	OP249ARC/883	MIL
OP249EJ	_	-	_	XIND
OP249FJ	OP249FZ	-	_	XIND
-	_	OP249GP	_	XIND
_	_	OP249GS <sup>††</sup>	_	XIND

- For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.
- Burn-in is available on commercial and industrial temperature range parts in CerDIP, plastic DIP, and TO-can packages. For ordering information, see PMI's Data Book, Section 2.
- tt For availability and burn-in information on SO and PLCC packages, contact your local sales office.

### ABSOLUTE MAXIMUM RATINGS (Note 1)

Supply Voltage	±18V
Input Voltage (Note 2)	
Differential Input Voltage (Note 2)	
Output Short-Circuit Duration	
Storage Temperature Range	-65°C to +175°C

Operating Temperature Range	
OP-249A (J, Z, RC)	–55°C to +125°C
OP-249E,F (J, Z)	
OP-249G (P, S)	
Junction Temperature	
OP-249 (J, Z, RC)	–65°C to +175°C
OP-249 (P, S)	—65°C to +150°C
Lead Temperature Range (Solde	ering, 60 sec) 300°C

PACKAGE TYPE	Θ <sub>j A</sub> (Note 3)	⊖jc	UNITS
TO-99 (J)	145	16	°C/W
8-Pin Hermetic DIP (Z)	134	12	°C/W
8-Pin Plastic DIP (P)	96	37	°C/W
20-Contact LCC (RC)	88	33	°C/W
8-Pin SO (S)	150	41	°C/W

#### NOTES

- Absolute maximum ratings apply to both DICE and packaged parts, unless otherwise noted.
- 2. For supply voltages less than  $\pm 18V$ , the absolute maximum input voltage is equal to the supply voltage.
- Θ<sub>jA</sub> is specified for worst case mounting conditions, i.e., Θ<sub>jA</sub> is specified for device in socket for TO, CerDIP, P-DIP, and LCC packages; Θ<sub>jA</sub> is specified for device soldered to printed circuit board for SO package.

### **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = +25^{\circ}C$ , unless otherwise noted.

		······································		OP-249.	A	(	OP-249	E		OP-249	F	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Offset Voltage	Vos		_	0.2	0.5	-	0.1	0.3	-	0.2	0.7	mV
Long Term Offset Voltage	V <sub>os</sub>	(Note 1)		_	0.8	_	_	0.6	-	_	1.0	mV
Offset Stability			_	1.5	_	-	1.5	-	_	1.5	– µ	ιV/Month
Input Bias Current	I <sub>B</sub>	V <sub>CM</sub> = 0V, T <sub>j</sub> = +25°C	_	30	75	_	20	50	ش	30	75	pA
Input Offset Current	los	$V_{CM} = 0V, T_j = +25^{\circ}C$		6	25	_	4	15	_	6	25	рA
Input Voltage Range	IVR	(Note 2)	±11	+12.5 -12.5	_	±11	+12.5 -12.5	_	±11	+12.5 -12.5	-	V
Common-Mode Rejection	CMR	V <sub>CM</sub> = ±11V	80	90	-	86	95	APPA	80	90	-	dВ
Power-Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±4.5V to ±18V	-	12	31.6	_	9	31.6	_	12	50	μV/V
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_{\Omega} = \pm 10V$ $R_{L} = 2k\Omega$	1000	1400	_	1000	1400	_	500	1200		V/mV
Output Voltage Swing	v <sub>o</sub>	$R_{\perp} = 2k\Omega$	±12.0	+12.5 -12.5	_	±12.0	+12.5 -12.5	_	±12.0	+12.5 -12.5	_	V
Short-Circuit Current Limit	I <sub>sc</sub>	Output Shorted to Ground	±20	+36 -33	±50	±20	+36 -33	±50	±20	+36 -33	±50	mA
Supply Current	I <sub>SY</sub>	No Load V <sub>O</sub> = 0V	-	5.6	7.0	_	5.6	7.0	_	5.6	7.0	mA
Slew Rate	SR	$R_L = 2k\Omega$ , $C_L = 50pF$	18	22	_	18	22	_	18	22	~	V/µs
Gain-Bandwidth Product	GBW	(Note 4)	3.5	4.7		3.5	4.7	_	3.5	4.7	_	MHz
Settling Time	t <sub>s</sub>	10V Step 0.01% (Note 3)	_	0.9	1.2	_	0.9	1.2	_	0.9	1.2	μs
Phase Margin	$\Theta_0$	0dB Gain	-	55	-	_	55	_	_	55	_	Deg

### **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = +25$ °C, unless otherwise noted. *Continued*

PARAMETER	CVMDOL	CONDITIONS		OP-249			OP-2491			OP-249	_	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Differential Input Impedance	Z <sub>IN</sub>		-	10 <sup>12</sup>   6	_	-	10 <sup>12</sup>   6	-	_	10 <sup>12</sup>   6	-	Ω  pF
Open-Loop Output Resistance	R <sub>O</sub>		_	35	_	_	35	_	_	35	_	Ω
Voltage No se	e <sub>n p-p</sub>	0.1Hz to 10Hz	_	2	_	_	2	_	_	2	-	μV <sub>p-p</sub>
		$f_O = 10Hz$	-	75	_	_	75	_	_	75	_	
Voltage Noise		$f_0 = 100Hz$	_	26	-	_	26	_	_	26	_	
Density	e <sub>n</sub>	$f_O = 1kHz$	-	17	_	_	17	_	_	17	_	nV/√ Hz
		$f_0 = 10kHz$	-	16		_	16	_	_	16	_	
Current Noise Density	ín	f <sub>O</sub> = 1kHz	_	0.003	-	_	0.003	_	_	0.003	_	pA/√Hz
Voltage Supply Range	v <sub>s</sub>		±4.5	±15	±18	±4.5	±15	±18	±4.5	±15	±18	V

#### NOTES:

- 2. Guaranteed by CMR test.
- 3. Settling-time is sample tested.
- 4. Guaranteed by design.

### **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = +25^{\circ}C$ , unless otherwise noted.

				OP-249G			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Offset Voltage	v <sub>os</sub>		_	0.4	2.0	mV	
Input Bias Current	I <sub>B</sub>	$V_{CM} = 0V, T_j = +25^{\circ}C$	-	40	75	pA	
Input Offset Current	los	$V_{CM} = 0V, T_j = +25^{\circ}C$		10	25	рА	
Input Voltage Range	IVR	(Note 1)	±11	+12.5 -12.0		٧	
Common-Mode Rejection	CMR	V <sub>CM</sub> = ±11V	76	90	_	dB	
Power-Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±4.5V to ±18V	_	12	50	μV/V	
Large-Signal Voltage Gain	A <sub>VO</sub>	$V_O = \pm 10V$ $R_L = 2k\Omega$	500	1100	_	V/mV	
Output Voltage Swing	v <sub>o</sub>	$R_L = 2k\Omega$	±12.0	+12.5 -12.5	_	V	
Short-Circuit Current Limit	l <sub>sc</sub>	Output Shorted to Ground	±20	+36 -33	±50	mA	
Supply Current	I <sub>SY</sub>	No Load V <sub>O</sub> = 0V	_	5.6	7.0	mA	
Slew Rate	SR	$R_L = 2k\Omega$ , $C_L = 50pF$	18	22	_	V/μs	
Gain-Bandwidth Product	GBW	(Note 2)	_	4.7		MHz	
Settling Time	t <sub>s</sub>	10V Step 0.01%	_	0.9	1.2	μs	
Phase Margin	$\Theta_0$	0dB Gain		55		Deg	

### NOTES:

- 1. Guaranteed by CMR test.
- 2. Guaranteed by design.

<sup>1</sup> Long term offset voltage is guaranteed by a 1000 HR life test performed on 3 independent wafer lots at +125°C with a LTPD of 3.

**OP-249** 

### **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $T_A = +25$ °C, unless otherwise noted. *Continued*

				OP-249G		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Input Impedance	Z <sub>IN</sub>		_	10 <sup>12</sup>   6	_	Ω  pF
Open-Loop Output Resistance	R <sub>O</sub>	`	_	35	_	Ω
Voltage Noise	e <sub>n p-p</sub>	0.1Hz to 10Hz	_	2	_	μV <sub>p-p</sub>
		f <sub>O</sub> = 10Hz	_	75	_	
Voltage Noise	•	f <sub>O</sub> = 100Hz	***	26	_	nV/√ Hz
Density	e <sub>n</sub>	f <sub>O</sub> = 1kHz	_	17	_	nv/∜ Hz
		$f_O = 10$ kHz	_	16	_	
Current Noise Density	i <sub>n</sub>	f <sub>O</sub> = 1kHz	_	0.003	_	pA/√Hz
Voltage Supply Range	v <sub>s</sub>		±4.5	±15	±18	V

## **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $-40^{\circ}C \le T_A \le +85^{\circ}C$ for E/F grades, and $-55^{\circ}C \le T_A \le +125^{\circ}C$ for A grade, unless otherwise noted.

				OP-249	A		OP-249	Ε	OP-249F			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
Offset Voltage	Vos		_	0.12	1.0	_	0.1	0.5	_	0.5	1.1	mV
Offset Voltage Temperature Coefficient	TCV <sub>OS</sub>		-	1	5	_	1	3	_	1.2	6	μV/°C
Input Bias Current	I <sub>B</sub>	(Note 1)		4	20	_	0.25	3.0	-	0.3	4.0	nA
Input Offset Current	los	(Note 1)	_	0.04	4	_	0.01	0.7	_	0.02	1.2	nA
Input Voltage Range	IVR	(Note 2)	±11	+12.5 -12.5		±11	+12.5 -12.5		±11	+12.5 -12.5	_	V
Common-Mode Rejection	CMR	V <sub>CM</sub> = ±11V	76	110	-	86	100	_	76	95	_	dB
Power-Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±4.5V to ±18V	_	5	50	-	5	50	_	7	100	μV/V
Large-Signal Voltage Gain	A <sub>VO</sub>	$R_{L} = 2k\Omega$ $V_{O} = \pm 10V$	500	1400	_	750	1400	_	250	1200	_	V/mV
Output Voltage Swing	v <sub>o</sub>	$R_L = 2k\Omega$	±12.0	+12.5 -12.5	-	±12.0	+12.5 -12.5	-	±12.0	+12.5 -12.5	-	٧
Short-Circuit Current Limit	Isc	Output Shorted to Ground	±10	_	±60	±18	_	±60	±18	_	±60	m <b>A</b>
Supply Current	l <sub>sY</sub>	No Load V <sub>O</sub> = 0V	_	5.6	7.0	-	5.6	7.0	_	5.6	7.0	mA

- 1.  $T_j$  = 85°C for E/F Grades;  $T_j$  = 125°C for A Grade. 2. Guaranteed by CMR test.

-4-REV. A

### **ELECTRICAL CHARACTERISTICS** at $V_S = \pm 15V$ , $-40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise noted.


				OP-249G	G		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Offset Voltage	v <sub>os</sub>	,	-	1.0	3.6	mV	
Offset Voltage Temperature Coefficient	TCV <sub>os</sub>		_	6	25	μV/°C	
Input Bias Current	I <sub>B</sub>	(Note 1)	_	0.5	4.5	nA	
Input Offset Current	los	(Note 1)		0.04	1.5	nA	
Input Voltage Range	IVR	(Note 2)	±11.0	+12.5 12.5	-	V	
Common-Mode Rejection	CMR	$V_{CM} = \pm 11V$	76	95	-	dB	
Power-Supply Rejection Ratio	PSRR	V <sub>S</sub> = ±4.5V to ±18V	-	10.0	100	μV/V	
Large-Signal Voltage Gain	A <sub>vo</sub>	$R_L = 2k\Omega$ $V_O = \pm 10V$	250	1200	_	V/mV	
Output Voltage Swing	v <sub>o</sub>	$R_L = 2k\Omega$	±12.0	+12.5 -12.5	_	V	
Short-Circuit Current Limit	I <sub>sc</sub>	Output Shorted to Ground	±18	_	±60	mA	
Supply Current	I <sub>SY</sub>	No Load V <sub>O</sub> = 0V	_	5.6	7.0	mA	

#### NOTES:

<sup>1.</sup> T<sub>i</sub> = 85°C.

<sup>2.</sup> Guaranteed by CMR test.

### **DICE CHARACTERISTICS**



DIE SIZE 0.072 x 0.112 inch, 8,064 sq. mils (1.83 x 2.84 mm, 5.2 sq. mm)

- 1. OUT (A)
- 2. -IN (A)
- 3. +IN (A)
- 4. V-
- 5. +IN (B)
- 6. -IN (B)
- 7. OUT (B)
- 8. V+

For additional DICE ordering information, refer to PMI's Data Book, Section 2.

### **WAFER TEST LIMITS** at $V_S = \pm 15 V$ , $T_j = +25 ^{\circ} C$ , unless otherwise noted.


		OP-249GBC	
SYMBOL	CONDITIONS	LIMITS	UNITS
v <sub>os</sub>		0.5	mV MAX
TCV <sub>os</sub>	-40°C ≤ T <sub>j</sub> ≤ 85°C	6.0	μV/°C MAX
I <sub>B</sub>	V <sub>CM</sub> = 0V	225	pA MAX
los	V <sub>CM</sub> = 0V	75	pA MAX
IVR	(Note 1)	±11	V MIN
CMR	V <sub>CM</sub> = ±11V	76	dB MIN
PSRR	$V_{S} = \pm 4.5 \text{V to } \pm 18 \text{V}$	100	μ <b>V/V MAX</b>
A <sub>VO</sub>	$R_L = 2k\Omega$	250	V/mV MIN
v <sub>o</sub>	$R_L = 2k\Omega$	±12.0	V MIN
I <sub>sc</sub>	Output Shorted to Ground	±20/±60	mA MIN/MAX
I <sub>SY</sub>	No Load V <sub>O</sub> = 0V	7.0	mA MAX
SR	$R_L = 2k\Omega, C_L = 50pF$	16.5	V/μs MIN
	V <sub>OS</sub> TCV <sub>OS</sub> I <sub>B</sub> I <sub>OS</sub> IVR CMR PSRR  A <sub>VO</sub> V <sub>O</sub> I <sub>SC</sub>	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$


### NOTES:


Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing.


<sup>1.</sup> Guaranteed by CMR test.


### TYPICAL PERFORMANCE CHARACTERISTICS




























### TYPICAL PERFORMANCE CHARACTERISTICS Continued




























### TYPICAL PERFORMANCE CHARACTERISTIC Continued




























### TYPICAL PERFORMANCE CHARACTERISTICS Continued






















### SIMPLIFIED SCHEMATIC (1/2 OP-249)



### **BURN-IN CIRCUIT**



### **APPLICATIONS INFORMATION**

The OP-249 represents a reliable JFET amplifier design, featuring an excellent combination of DC precision and high speed. A rugged output stage provides the ability to drive a  $600\Omega$  load and still maintain a clean AC response. The OP-249 features a large-signal response that is more linear and symmetric than previously available JFET input amplifiers — compare the OP-249's large-signal reponse, as illustrated in Figure 1, to other industry standard dual JFET amplifiers.

Typically, JFET amplifier's slewing performance is simply specified as just a number of volts/ $\mu$ s. There is no discussion on the quality, i.e., linearity, symmetry, etc. of the slewing response.





FIGURE 1: Large-Signal Transient Response,  $A_V = +1$ ,  $V_{IN} = 20V_{p-p}$ ,  $Z_L = 2k\Omega||200pF$ ,  $V_S = \pm 15V$ 

The OP-249 was carefully designed to provide symmetrically matched slew characteristics in both the negative and positive directions, even when driving a large output load.

An amplifier's slewing limitation determines the maximum frequency at which a sinusoidal output can be obtained without significant distortion. It is, however, important to note that the nonsymmetric slewing typical of previously available JFET amplifiers adds a higher series of harmonic energy content to the resulting response — and an additional DC output component. Examples of potential problems of nonsymmetric slewing behaviour could be in audio amplifier applications, where a natural, low-distortion sound quality is desired, and in servo or signal processing systems where a net DC offset cannot be tolerated. The linear and symmetric slewing feature of the OP-249 makes it an ideal choice for applications that will exceed the full-power-bandwidth range of the amplifier.



**FIGURE 2:** Small-Signal Transient Response,  $A_V = +1$ ,  $Z_L = 2k\Omega/|100pF$ , No Compensation,  $V_S = \pm 15V$ 

As with most JFET-input amplifiers, the output of the OP-249 may undergo phase inversion if either input exceeds the specified input voltage range. Phase inversion will not damage the amplifier, nor will it cause an internal latch-up condition.


Supply decoupling should be used to overcome inductance and resistance associated with supply lines to the amplifier. A  $0.1\mu F$  and a  $10\mu F$  capacitor should be placed between each supply pin and ground.

### **OPEN-LOOP GAIN LINEARITY**

The OP-249 has both an extremely high open-loop gain of 1kV/mV minimum and constant gain linearity. This feature of the OP-249 enhances its DC precision, and provides superb accuracy in high closed-loop gain applications. Figure 3 illustrates the typical open-loop gain linearity – high gain accuracy is assured, even when driving a  $600\Omega$  load.

### OFFSET VOLTAGE ADJUSTMENT

The inherent low offset voltage of the OP-249 will make offset adjustments unnecessary in most applications. However, where a lower offset error is required, balancing can be performed with simple external circuitry, as illustrated in Figures 4 and 5.



**FIGURE 3:** Open-Loop Gain Linearity. Variation in Open-Loop Gain Results in Errors in High Closed-Loop Gain Circuits.  $R_L = 600\Omega$ ,  $V_S = \pm 15V$ 




FIGURE 4: Offset Adjust for Inverting Amplifier Configuration




FIGURE 5: Offset Adjust for Noninverting Amplifier Configuration

In Figure 4, the offset adjustment is made by supplying a small voltage at the noninverting input of the amplifier. Resistors  $\rm R_1$  and  $\rm R_2$  attenuates the pot voltage, providing a  $\pm 2.5 \rm mV$  (with V  $_{\rm S}=\pm 15 \rm V$ ) adjustment range, referred to the input. Figure 5 illustrates offset adjust for the noninverting amplifier configuration, also providing a  $\pm 2.5 \rm mV$  adjustment range. As indicated in the equations in Figure 5, if  $\rm R_4$  is not much greater than  $\rm R_2$ , there will be a resulting closed-loop gain error that must be accounted for.

#### **SETTLING TIME**

Settling time is the time between when the input signal begins to change and when the output permanently enters a prescribed error band. The error bands on the output are 5mV and 0.5mV, respectively, for 0.1% and 0.01% accuracy.

Figure 6 illustrates the OP-249's typical settling time of 870ns. Moreover, problems in settling response, such as thermal tails and long-term ringing are nonexistant.




FIGURE 6: Settling Characteristics of the OP-249 to 0.01%

#### **DAC OUTPUT AMPLIFIER**

Unity-gain stability, a low offset voltage of 300µV typical, and a fast settling time of 870ns to 0.01%, makes the OP-249 an ideal amplifier for fast digital-to-analog converters.

For CMOS DAC applications, the low offset voltage of the OP-249 results in excellent linearity performance. CMOS DACs, such as the PM-7545, will typically have a code-dependent output resistance variation between  $11k\Omega$  and  $33k\Omega$ . The change in output resistance, in conjunction with the  $11k\Omega$  feedback resistor, will result in a noise gain change. This causes variations in the offset error, increasing linearity errors. The OP-249 features low offset voltage error, minimizing this effect and maintaining 12-bit linearity performance over the full scale range of the converter.

Since the DAC's output capacitance appears at the operational amplifiers inputs, it is essential that the amplifier is adequately compensated. Compensation will increase the phase margin, and ensure an optimal overall settling response. The required lead compensation is achieved with capacitor C in Figure 7.




FIGURE 7: Fast Settling and Low Offset Error of the OP-249 Enhances CMOS DAC Performance

Figure 8 illustrates the effect of altering the compensation on the output response of the circuit in Figure 6a. Compensation is required to address the combined effect of the DAC's output capacitance, the op amp's input capacitance, and any stray capacitance. Slight adjustments to the compensation capacitor may be required to optimize settling response for any given application.

The settling time of the combination of the current output DAC and the op amp can be approximated by:


$$t_{s TOTAL} = \sqrt{(t_{s DAC})^2 + (t_{s AMP})^2}$$

The actual overall settling time is affected by the noise gain of the amplifier, the applied compensation, and the equivalent input capacitance at the amplifier's input.

#### **DISCUSSION ON DRIVING A/D CONVERTERS**

Settling characteristics of operational amplifiers also include an amplifier's ability to recover, i.e., settle, from a transient current output load condition. An example of this includes an op amp driving the input from a SAR type A/D converter. Although the comparison point of the converter is usually diode clamped, the input swing of plus-and-minus a diode drop still gives rise to a significant modulation of input current. If the closed-loop output impedance is low enough and bandwidth of the amplifier is sufficiently large, the output will settle before the converter makes a comparison decision which will prevent linearity errors or missing codes.

Figure 9 shows a settling measurement circuit for evaluating recovery from an output current transient. An output distrubing



**FIGURE 8:** Effect of Altering Compensation from Circuit in Figure 7a – PM-7545 CMOS DAC with 1/2 OP-249, Unipolar Operation. Critically Damped Response Will Be Obtained with  $C \approx 33 pF$ 




FIGURE 9: Transient Output Impedance Test Fixture




FIGURE 10: OP-249's Transient Recovery Time from a 1mA Load Transient to 0.01%

current generator provides the transient change in output load current of 1mA. As seen in Figure 10, the OP-249 has extremely fast recovery of 274ns (to 0.01%), for a 1mA load transient. The performance makes it an ideal amplifier for data acquisition systems.

The combination of high speed and excellent DC performance of the OP-249 makes it an ideal amplifier for 12-bit data acquisition systems. Examining the circuit in Figure 11, one amplifier in the OP-249 provides a stable –5V reference voltage for the  $\rm V_{REF}$  input of the ADC-912. The other amplifier in the OP-249 performs high-speed buffering of the A/D's input.

Examining the worst case transient voltage error (Figure 12) at the Analog In node of the A/D converter: the OP-249 recovers in less than 100ns. The fast recovery is due to both the OP-249's wide bandwidth and low DC output impedance.




FIGURE 11: OP-249 Dual Amplifiers Provide Both Stable -5V Reference Input, and Buffers Input to ADC-912




FIGURE 12: Worst Case Transient Voltage, at Analog In, Occurs at the Half-Scale Point of the A/D. OP-249 Buffers the A/D Input from Figure 11, and Recovers in Less than 100ns

#### **OP-249 SPICE MACRO-MODEL**

Figures 13 and 14 show the node and net list for a SPICE macromodel of the OP-249. The model is a simplified version of the actual device and simulates important DC parameters such as  $V_{\rm OS}$ ,  $I_{\rm OS}$ ,  $I_{\rm B}$ ,  $A_{\rm VO}$ , CMR,  $V_{\rm O}$  and  $I_{\rm SY}$ . AC parameters such as slew rate, gain and phase reponse and CMR change with frequency are also simulated by the model.

The model uses typical parameters for the OP-249. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase reponse of the OP-249. In this way the model presents an accurate AC representation of the actual device. The model assumes an ambient temperature of 25°C.




FIGURE 13: OP-249 Macro-Model

```
OP-249 MACRO-MODEL © PMI 1989
                                                                                 * POLE AT 50MHz
• subckt OP-249 1 2 30 99 50
                                                                                                      1E6
1E6
3.18E-15
3.18E-15
                                                                                 r19 19
                                                                                            99
50
                                                                                 r20 19
c13 19
c14 19
g11 99
INPUT STAGE & POLE AT 100MHz
                                                                                            99
r1
                                                                                            50
                      5E11
                                                                                            19
                                                                                                       18 24 1E-6
                                                                                 ğ12 19
      5
r3
           50
                      652.3
                                                                                                       24 18 1E-6
r4
           50
                      652.3
                      5E-12
1.22E-12
cin
                                                                                 * COMMON-MODE GAIN NETWORK WITH ZERO AT 60kHz
     5
99
c2
i1
           6
                      1E-3
                                                                                            21
22
           4
                                                                                 r21 20
           2
                      3.1E-12
                                                                                 r22 20
ios
      7
                                                                                                       1E6
                                                                                                      2.65
2.65
3 24 1.78E-11
24 3 1.78E-11
                      poly(1) 20 24 150E-6 1
           1
eos
                                                                                 13 21
                                                                                            99
                                                                                g13 99
g14 20
      5
                4
j1
j2
           2
7
                                                                                            50
     6
                 4
                      jχ
                                                                                            20
                                                                                            50
* SECOND STAGE & POLE AT 12.2Hz
                                                                                 * POLE AT 50MHz
r5
                      326.1E6
40E-12
r6
     99
           50
                                                                                 r23 23
                                                                                                       1E6
с3
           99
                                                                                 r24 23
                                                                                                       1E6
с4
           50
                      40E-12
                                                                                 c15 23
c16 23
                                                                                            99
                                                                                                       3.18E-15
                      poly(1) 5 6 4.25E-3 1.533E-3
poly(1) 6 5 4.25E-3 1.533E-3
2.9
2.9
     99
g1
           9
                                                                                            50
                                                                                                       3.18E-15
ğ2
v2
v3
                                                                                           23
50
                                                                                                       19 24 1E-6
24 19 1E-6
     9
99
           50
                                                                                 g15 99
                                                                                 ğ16 23
           8
     10
           50
d1
     9
                                                                                 * OUTPUT STAGE
                      dx
d2
                      dx
                                                                                 r25 24
r26 24
r27 29
                                                                                                       135E3
135E3
* POLE-ZERO PAIR AT 2MHz/4.0MHz
                                                                                            50
                                                                                            99
                                                                                                       70
r7
                                                                                 r28 29
                                                                                                       70
                                                                                            50
                                                                                15 29
g17 27
g18 28
g19 29
r8
           50
                      1E6
                                                                                            30
                                                                                                       4E-7
                                                                                                      23 29 14.3E-3
29 23 14.3E-3
99 23 14.3E-3
r9
      11
           12
                      1E6
r10
     11
           13
                      1E6
                                                                                            50
с5
     12
           99
                      37.79E-15
                                                                                            99
                                                                                g20 50
v4 25
v5 29
d3 23
d4 26
                      37.79E-15
9 24 1E-6
24 9 1E-6
с6
     13
           50
                                                                                            29
                                                                                                       23 50 14.3E-3
g3
g4
     99
                                                                                            29
           11
           50
                                                                                           26
25
23
     11
                                                                                                       4
                                                                                                       dx
* ZERO-POLE PAIR AT 4MHz/8MHz
                                                                                                       dx
                                                                                 d5
                                                                                      99
                                                                                            27
                                                                                                       dx
                                                                                 d6
                                                                                            28
                      1E6
                                                                                      99
                                                                                                      dx
r12
r13
     14
           15
                      1E6
                                                                                 d7
                                                                                      50
                                                                                                       dv
     14
           16
                      1E6
                                                                                 d8
                                                                                      50
                                                                                                       ďγ
r14
     50
           16
                      1E6
     99
           15
                      19.89E-3
                                                                                 * MODELS USED
12
     50
           16
                      19.89E-3
g5
     99
           14
                      11 24 1E-6
24 11 1E-6

    model jx PJF(BETA=1.175E-3 VTO=-2.000 IS=21E-12)

    model dx D(IS=1E-15)
    model dy D(IS=1E-15 BV=50)
    ends OP-249

     14
           50
ġ6
* POLE AT 20MHz
                      1E6
1E6
r15
     17
17
           50
r16
с9
           99
                      7.96E-15
c10 17
           50
                      7.96E-15
                      14 24 1E-6
24 14 1E-6
     99
           17
ğ8
     17
          50
* POLE AT 50MHz
r17
                      1E6
           99
                      1E6
3.18E-15
3.18E-15
r18
    18
           50
           99
c11
     18
c12 18
          50
                      17 24 1E-6
24 17 1E-6
g9<sup>-</sup>
     99
           18
g10 18
          50
```

FIGURE 14: OP-249 SPICE Net List

<sup>\*</sup> PSpice is a registered trademark of MicroSim Corporation.

<sup>\*\*</sup> HSPICE is a tradename of Meta-Software, Inc.

-19-